Chained in-order/out-of-order doublecore architecture by Pericàs Gleim, Miquel et al.
Chained In-Order/Out-of-Order DoubleCore Architecture
Miquel Perica`s†, Adrian Cristal†, Ruben Gonza´lez†, Daniel A. Jimenez‡ and Mateo Valero†
†Departament d’Arquitectura de Computadors, Universitat Polite`cnica de Catalunya
{mpericas,adrian,gonzalez,mateo}@ac.upc.edu
Barcelona Supercomputing Center ‡Department of Computer Science, Rutgers University
djimenez@acm.org
Abstract
Complexity is one of the most important problems facing
microarchitects. It is exacerbated by the application of opti-
mizations, by scaling to higher issue widths and, in general,
by increasing the size of microprocessor structures.
This paper presents a new microarchitecture, the
Chained In–Order/Out–of–Order DoubleCore Architecture
(CIO2), designed to attack the problems of complexity and
energy. The CIO2 architecture reorganizes the microarchi-
tecture using the concepts of a centralized register ﬁle and
the Future File. The resulting architecture decouples that
program state from the execution units.
The simplicity of the architecture enables the implemen-
tation of three optimizations with little effort: register ﬁle
banking, writeback ﬁltering and instruction pre–execution.
These optimizations allow a reduction of up to 75% in regis-
ter ﬁle energy consumption. Instruction pre–execution fur-
ther allows around 40% of all integer instructions to execute
in the in–order front–end, considerably reducing the activ-
ity of the power–hungry issue queues in the out–of–order
back–end. Moreover, these improvements are achieved with
a negligible performance loss.
1. Introduction
During the last decade, processor design has seen a dra-
matic increase in complexity and in the power consumption
of chips in order to maintain acceptable instructions-per-
cycle (IPC) levels while continuing to decrease the clock
cycle. Many recent studies have shown how most structures
in modern processors are unnecessarily abused leading to
the current levels of power consumption. This paper fo-
cuses on two of these structures: the register ﬁle and the
instruction queues.
The register ﬁle is often on the critical path and normally
has high power consumption. The inefﬁciency of current
register ﬁles comes from several sources. In a microarchi-
tecture like the MIPS R10000 [21], register ﬁles need to be
large and heavily multiported to provide operands for all
instructions in the instruction window.
The Future File [18] solves this bottleneck by keeping a
small register ﬁle in the front–end that represents the pro-
gram state at the time of instruction decode. Only a subset
of the full processor state is available at that time. The re-
maining operands are obtained while the instruction is wait-
ing in the reservation stations. But this design requires lay-
ing out additional buses, adding complexity. In addition,
the Future File scheme for recovering from exceptions or
branch mispredictions requires the excepting instruction to
commit before recovery can start. This can have a large im-
pact on performance.
Instruction queues are another source of inefﬁciency in
processors. They are needed to implement out–of–order
execution, a technique devised to tolerate the latency issues
that appear when mixing operations with different latencies.
As memory latencies increase, more entries are required in
the instruction queues. But instruction queues are complex
and require the use of large content-addressable memory
(CAM) structures. This can be very costly.
The proposal in this paper decouples program state from
logic and data necessary for execution. In this paper, pro-
gram state refers to the set of registers necessary for exe-
cution plus the set of registers necessary for recovery. All
program state is kept in the front–end while execution logic
is kept in the back–end as usual. First, the front–end is
optimized to reduce its power consumption. Next, pre–
execution is added to the design. The newmachine is able to
execute early all single–cycle integer instructions that have
their operands ready in the front-end and it executes the re-
maining instructions out of program order in the back–end.
Thus an in-order core cascades to an out-of-order core. This
proposal, the Chained In-Order/Out-of-Order DoubleCore
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Architecture (CIO2) has the following major beneﬁts: it re-
duces the register ﬁle power, it reduces the instruction queue
and it does this without unnecessarily complicating the de-
sign.
This paper is organized as follows. Section 2 will ﬁrst
describe the basic decoupled state-execute machine which
aims at reducing the register ﬁle power. The optimizations
of register ﬁle banking and writeback ﬁltering are also de-
scribed. Section 3 describes the technique of pre–execution
and presents the CIO2 architecture. The simulation frame-
work is described in Section 4 and the architecture is evalu-
ated in Section 5. The paper is completed with a description
of related research in Section 6. Finally, Section 7 summa-
rizes the main conclusions.
2. Decoupled State-Execute Architecture
All current speculative superscalar microprocessors use
either some variation of the Future File [18] or some form of
centralized operand storage indexed via register mappings
[11].
Each of these alternatives has its strengths and weak-
nesses. A register-mapped architecture tends to suffer due
to the centralized storage. Keeping all in-ﬂight values in
a single register ﬁle is inefﬁcient in terms of energy and
poses some complexity problems in determining whether a
register is currently mapped or if it will be read again. Fast
branchmisprediction recovery and the scalability of instruc-
tion queues are often considered the strong point of such an
architecture.
Instruction queues seem to be the bigger problem in a
Future File Architecture. In a Future File, registers that
have a computed value can be read from a logically in-
dexed register ﬁle (the future ﬁle) at the time of instruction
insertion. To make this work, the remaining in–ﬂight val-
ues must be somehow obtained. The instruction queues in a
Future File Architecture are augmented to contain operand
values. This is inefﬁcient because in addition to the regis-
ter tag, operands need to be broadcast to all the instruction
queue slots. Such an organization of the Instruction Queue
is normally referred to as Reservation Stations.
2.1. DSE Microarchitecture
The Decoupled State/Execute Architecture (DSE) is an
approach that combines the beneﬁts of the two traditional
architectures introduced in the previous section. The basic
architecture vaguely resembles a Future File.
The microarchitecture of the DSE is shown in Figure 1.
The primary modiﬁcations are made to the front–end. The
DSE architecture proposes replacing the Future File with
a physically indexed register ﬁle, the Front-End Physical
Register File (FPRF). If all physical registers are maintained
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Figure 1. The Decoupled State/Execute Archi-
tecture
together, recovery times can be drastically improved as only
a single register mapping and free list restoration will be
necessary to rollback the processor to a previous execution
point.
The use of physical register indices to access register val-
ues available from the FPRF forces us to extend the pipeline
by one cycle. This cycle is used to implement register re-
naming using a register alias table (RAT), similar to the
MIPS R10000 [21]. In a second stage the FPRF is accessed
in case the register descriptor is associated with a computed
value. This is checked beforehand during the rename stage.
The remaining parts of the microarchitecture follow the
scheme of the Future File. After reading the available reg-
isters, the instructions are inserted into the reservation sta-
tions along with the operands that they have just read. This
is potentially more wasteful because, as indicated before,
operand-wide buses need to be laid out along the instruction
queue. The pre–execution technique described later will be
used to mitigate the problems of the reservation stations.
Note that the FPRF is drawn as a banked register ﬁle
in Figure 1. The FPRF is large and potentially expensive.
Banking is a well known technique that ﬁts well in the DSE
architecture. The interaction is explained in the following
section.
2.2. Register File Banking
In general, the DSE architecture beneﬁts from making
a clean separation between the state (FPRF in Front-End)
and the data-ﬂow program execution (implemented by the
Instruction Queues and Execution Units in the Back-End).
This conceptually clean separation allows implementing
some optimizations with little complexity. The following
paragraphs explain some optimizations that can be imple-
mented simply yet effectively in the context of the DSE ar-
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chitecture. The ﬁrst of these optimizations is register ﬁle
banking.
Banking memory structures is a popular technique that
can be used to reduce energy consumption and delays of
memory structures. In the case of register ﬁles [20] the
technique is not trivial. Register ﬁles are small structures,
and improvements in access time have small margins. Thus,
area and energy reductions will provide the main advantage.
This is a consequence of having a smaller number of lo-
cal ports implemented in each bank. Externally, the regis-
ter ﬁle will have as many global ports as an unconstrained
single–banked ﬁle. When a register is read it is ﬁrst read
out from its bank using one of the local ports and then the
value is forwarded to a global port. Each bank must have at
least two local ports. Otherwise an instruction that sources
two registers mapped to the same bank could never progress
beyond the FPRF read stage.
Conﬂicts are handled in the access to the banked struc-
ture by adding an arbitration stage in front of the banked
structure. This arbitration logic analyzes the banks that will
be accessed in the next cycle and sets up the necessary sig-
nals. In addition it checks if all requests can be satisﬁed. If
this is not the case, the ﬁrst instruction that cannot progress
is stalled along with all later instructions in that cycle.
A simple optimization known as read sharing [2] can
be used to reduce the number of conﬂicts. Read sharing
allows a single local port to be connected to multiple global
ports thus giving the impression that more local ports are
available in a bank.
Figure 2 shows the 9–stage pipeline of the DSE architec-
ture once banking has been implemented.
2.3. Elimination of transient values via Writeback
Filtering
In a basic writeback scheme, all physical registers are
written back into the register ﬁle once their value has been
computed. However, many of these writebacks are not nec-
essary. In an architecture that accesses operands after issue
(issue→read), if a value has a single consumer, the value
was forwarded using the bypass network, and it does not be-
long to a checkpoint, then there is no real reason to write it
back to the register ﬁle. This raises the possibility of block-
ing certain writebacks to reduce power consumption in the
register ﬁle.
The conceptual distinction of program state (front–end)
and execution (back–end) in the DSE architecture allows
us to propose such a technique employing simple logic.
The DSE architecture has the special characteristic that the
FPRF is only used to get values for the current program state
or for recovery paths. Taking into account this deﬁnition a
simple transient value elimination technique, consisting of
ﬁltering those values that are not part of the processor state,
is proposed. In this research this technique is called Write-
back Filtering.
The concept of state must be clearly deﬁned:
1. All physical registers that are currently mapped in the
RAT (front–end)
2. All physical registers that are mapped in any of the
RATs saved during the decode of branches and instruc-
tions likely to cause exceptions. These are saved in a
Checkpoint Stack structure.
The writeback ﬁltering scheme is tightly coupled with
the rename logic.
For its implementation it is simpler to use a renamer like
the the Alpha 21264 [8] bit vector renamer. The bit–vectors
are arrays of bits where each bit identiﬁes a physical reg-
ister. If the bit is active it means that the register belongs
to the current mapping of that checkpoint. Thus, checking
whether a physical register belongs to the processor state is
equivalent to checking whether the register bit is active in
any of the saved mappings or in the current mapping. This
can be done by OR’ing the different checkpoints with the
current mapping to obtain a global mapping which can then
be used to implement the ﬁlter.
3. Chained In-Order/Out-of-Order Dou-
bleCore Architecture
The DSE microarchitecture presented so far, with its
early operand read, is well suited to support an implemen-
tation of instruction pre–execution.
3.1. Motivation
In dataﬂow execution any instruction can start execut-
ing as soon as it has all of its operands available. In the
DSE architecture this may happen even before queue inser-
tion. The percentage of integer instructions that have all
operands available after FPRF access has been measured
over SPEC2000 using the Alpha ISA and the same architec-
ture as in Section 5. On average, around 40% of all integer
instructions belong to this group. The largest part corre-
spond to load address calculations ( 20%) and integer arith-
metic ( 15%). The remaining 5% corresponds to control
ﬂow operations and Store Address calculation. This means
that about 40% of all integer instructions can potentially be
executed right after the FPRF read stage.
3.2. Adding Pre–execution of ready Instructions
Instruction pre–execution refers to this possibility of
executing instructions while they are still in the in–order
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Figure 2. Pipeline of the DSE Architecture
front–end of the processor. The technique extends the in–
order front–end so that ready instructions may be executed
before they enter the instruction queues. Due to early exe-
cution, insertion into the queues is now unnecessary. This
saves energy. Instructions that obtain all operands from the
FPRF form a category that will be referred to as early ready.
The result is a processor that has an in–order exe-
cution core for early ready instructions followed by an
out-of-order execution core. Due to the in–order/out–of–
order chaining this new architecture is called Chained In-
Order/Out-of-Order DoubleCore Architecture (CIO2).
Pre-execution has the interesting side-effect that many
loads will have their address calculated some cycles earlier
and that some branches are resolved earlier. This enables
some improvements in IPC.
Pre–execution is implemented by adding a stage after the
FPRF read. During this stage a subset of early ready in-
structions are selected to execute in a collection of dedicated
functional units that are located next to the FPRF. Non–pre–
executable instructions cross the functional units as if they
were NOP operations and are then inserted in the reserva-
tion stations in the next cycle. A general implementation
of this scheme can be very complex due to the handling of
multi-latency instructions like multiplications, divisions or
ﬂoating point operations. Two limitations are imposed to
greatly simplify the processing scheme:
1. Only integer instructions may be pre–executed.
2. Only instructionswith single-cycle latency will be can-
didates
FP pre–execution is disabled because little FP instruc-
tions obtain all their operands from the FPRF. In addition,
pre-executingmulti-cycle operations is complex because all
operands generated during writeback may need to be by-
passed to instructions traversing the pre–execution stage.
This number should be minimized.
Pre–Execution is implemented as follows: once the in-
struction reads the operands, it tries to pre–execute during
the next stage. This depends on the availability of func-
tional units and registers. The pre–execution units have only
local bypasses and it is only possible to obtain one value us-
ing the local bypass. All other values need to be obtained
from the FPRF. This strategy also limits the bypass to in-
structions that belong to adjacent decode groups. In no
case will the pre–execution stage stall instructions. If an
early read instruction cannot be executed due to shortage
of resources, then it progresses to the back–end like other
non–pre–executable instructions. To better understand the
technique, Figure 3 shows the pipeline of the basic CIO2
architecture.
The pipeline shows how the CIO2 architecture adds an
additional pipeline stage to handle pre–execution. Adding
stages to the front-endmeans that there will be higher penal-
ties to pay for each branch misprediction. The effectiveness
of this scheme depends on how well the load pre-execution
capabilities can counter the additional latencies caused by
longer branch misprediction recovery.
4. Simulation Infrastructure
The evaluations have been performed using an execu-
tion driven simulator that makes use of the simplescalar 3.0
front–end [1]. The cycle–accurate back–end of the simu-
lator has been rewritten from scratch and models all of the
techniques presented in this paper: banking, read sharing,
writeback ﬁltering and pre–execution.
To evaluate the CIO2 architecture all SPEC2000 bench-
marks have been run for 100 million of committed instruc-
tions. The benchmark regions have been selected using a
criteria based on SimPoint [13]. The simulated benchmark
suite consists of binaries compiled using cc DEC C V5.9-
008 on Digital UNIX V4.0 and using the -O2 optimization
level.
To study the behavior of the CIO2 microprocessor sev-
eral microarchitectures are simulated. They represent three
steps from a conventional baseline architecture to a fully op-
timized CIO2 architecture. Table 1 contains the parameters
of the baseline microarchitecture. These parameters also
apply to the other evaluated conﬁgurations unless explicitly
stated otherwise.
5. Evaluation
In this section the DSE and CIO2 architectures are evalu-
ated. The evaluation is performed using the following three
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Figure 3. Basic CIO2 pipeline
Table 1. Parameters of the baseline conﬁguration
Fetch/Issue/Commit Width 4 instructions/cycle
D-L1 size 32 KB, 4-way, 2 rd/wr ports, 2 cycle latency
D-L2 size 1 MB, 4-way, 2 rd/wr ports, 10 cycle latency
Memory Width / Latency 32 bytes / 150 cycles
Global Ports to the Register File 8 Read & 4 Write
Reorder Buffer Size 128
Integer/FP Physical Registers 160 / 160
Load/Store Queue 32 entries
Integer/FP Queue 32 entries / 32 entries
different conﬁgurations:
1. Baseline: The baseline architecture is a centralized
DSE architecturewhose parameters are shown in Table
1. It implements a single-bank FPRF with 8 read and
4 write ports and it does not implement any of the op-
timizations discussed in Section 2. The pipeline length
is 9 stages.
2. DSE-OPT: A banked DSE model with all optimiza-
tions active is used to better evaluate the potential of
the DSE architecture. It implements a FPRF with 8
banks. Each bank has two read ports and two write
ports. This model uses the read sharing and writeback
ﬁltering optimizations. The pipeline length is 10 stages
(see Figure 2).
3. CIO2: The CIO2 architecture, the target of this eval-
uation, is a DSE architecture extended with pre–
execution. It uses a FPRF with 8 banks, each of which
has two read ports and three write ports. Of the three
write ports, two are statically assigned to the out–of–
order back-end and the remaining port is statically as-
signed to the pre–execution units. All optimizations
are used and writeback ﬁltering is applied to both the
pre–execution units and to the back–end core. The
length of the pipeline is 11 stages (see Figure 3)
5.1. IPCs
Figure 4 shows the IPCs that are obtained by the three
evaluated conﬁgurations. As can be seen, the differences
are very small in this case. The analysis of these results is
complex, but here are the main points: First, the FPRF in
the front–end has fewer register ﬁle accesses than a central-
ized register ﬁle after the issue queues. This results in less
bank conﬂicts and thus less IPC reduction compared to a
model such as [19]. Second, in the case of the CIO2 archi-
tecture, the pre–execution of instructions helps improve IPC
because many loads have their address calculated one cycle
earlier. The performance of the architectures must be fur-
ther analyzed taking into account the fact that the pipeline
lengths are different. The DSE-OPT and, more notably, the
CIO2 conﬁgurations have deeper pipelines than the base-
line and will suffer from higher branch misprediction re-
covery times. The effectiveness of the pre–execution tech-
nique is enough to recover and even increase the IPC values
for some benchmarks. On average the variations are mini-
mal. The DSE-OPT architecture loses 0.83% IPC while the
CIO2 loses only 0.28%.
5.2. Register File Analysis
The FPRF is optimized using three different techniques:
read sharing, banking, and writeback ﬁltering. There are
several performance factors to check. Here the main con-
cern is energy. Energy is a function of two parameters: the
energy consumed by each register ﬁle access and the num-
ber of accesses to each register ﬁle. Table 2 lists the number
of reads to the FPRF in each of the three conﬁgurations. The
percentages of reduction compared to the baseline are also
shown. These numbers have been obtained for runs of 100
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Figure 4. IPCs achieved by the three conﬁgurations
million of committed instructions:1 The number of writes is
analyzed in the next section.
Both the DSE-OPT and the CIO2 architecture perform
considerably less register ﬁle reads. The main force be-
hind this reduction is the technique of read sharing. The
CIO2 architecture performs about 5–8%more register reads
than DSE-OPT. Pre–execution generates many values early.
These values are written back into the FPRF only two cy-
cles after the read. The probability that instructions will
read this register is still very high (it decreases with instruc-
tion distance).
Table 2 shows also the number of conﬂicts during reads
to the FPRF. The number of conﬂicts is well below 1% of
all accesses. Conﬂicts happen rather infrequently in the
DSE/CIO2 architectures. In any case, a conﬂict is not very
problematic, as there is no recovery procedure involved.
This keeps complexity low.
The FP benchmarks show a larger number of conﬂicts
than integer benchmarks. This may come as a surprise, as
FP and integer instructions access different register ﬁles,
which should reduce the conﬂict rate. However, the fact
that FP instructions normally have two sources while most
integer instructions normally have a single source is what
increases the conﬂict rate for SpecFP benchmarks.
5.2.1 Effectiveness of Writeback Filtering
The way writeback is handled differs from conﬁguration
to conﬁguration. The baseline architecture does not use a
writeback ﬁlter. All values generated are written back into
1The number of speculative instructions that actually cross the decode
stage is much higher. Hence the large numbers of accesses
the FPRF. On the other hand, the DSE-OPT and the CIO2
architectures implement a writeback ﬁlter and are thus able
to reduce the number of writebacks.
Table 3 shows the total number of writes to the regis-
ter ﬁles for the three conﬁgurations in executions of 100
million committed instructions. The baseline has the high-
est number of writes as it does not implement any ﬁltering.
In comparison, the DSE-OPT conﬁguration performs up to
28% less writes for the integer benchmarks and up to 40%
less for FP benchmarks. For the CIO2 architecture these
numbers are 26% for the integer benchmarks and 36% for
the FP benchmarks. The percentage of ﬁltered writebacks
is also shown in Table 3.
The CIO2 architecture generates some more writebacks
than DSE-OPT. This is because pre–executed values are less
likely to be ﬁltered as they are in most cases still part of the
current RAT.
The availability of register ﬁle access numbers allows to
give some energy reduction values. A model for the energy
consumption of the register ﬁle, similar to [15], has been
used. Under such circumstances the DSE-OPT architecture
achieves a reduction of 75% in the register ﬁle energy, while
the CIO2 architecture reduces the energy by 67%. Note that
the CIO2 architecture not only performs more accesses, but
it also has one additional write port in the front–end for pre–
execution writebacks.
5.3. Reductions in Instruction Queue Usage
Pre–executed instructions have the important property
that they do not need to be entered in the instruction queues.
This can lead to large energy reductions in the CIO2 back–
Proceedings of the 17th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD’05) 
1550-6533/05 $20.00 © 2005 IEEE 
Table 2. Number of FPRF Reads and Conﬂicts (%)
Conﬁguration SpecINT SpecINT SpecFP SpecFP
FPRF Reads FPRF Read Conﬂicts FPRF Reads FPRF Read Conﬂicts
Baseline 666 ∗ 106 0% 1010 ∗ 106 0%
DSE-OPT 512 ∗ 106 (−23%) 0.19% 889 ∗ 106 (−11%) 0.49%
CIO2 562 ∗ 106 (−15%) 0.26% 945 ∗ 106 (−6%) 0.54%
Table 3. Number of FPRF Writes and Percentage of Filtered Writes
Conﬁguration SpecINT SpecFP
Int Writes FP Writes Filtered Int/FP Int Writes FP Writes Filtered Int/FP
Baseline 856 ∗ 106 49 ∗ 106 0%/0% 409 ∗ 106 720 ∗ 106 0%/0%
DSE-OPT 622 ∗ 106 28 ∗ 106 28%/43% 307 ∗ 106 374 ∗ 106 25%/48%
CIO2 638 ∗ 106 29 ∗ 106 25%/40% 330 ∗ 106 389 ∗ 106 19%/45%
Table 4. Number of Integer Queue Insertions
Conﬁguration DSE-OPT CIO2
Integer Queue Insertions 1308 ∗ 106 872 ∗ 106
Address Issues From LSQ 1095 ∗ 106 587 ∗ 106
end. The number of queue insertions has been measured
to estimate the reduction in the activity of the instruction
queues.
The pre–execution technique mainly affects integer op-
erations. Thus only the integer queues (IQ) will see a reduc-
tion in their usage. However, the LSQ is also optimized by
this technique as it reduces the number of address calcula-
tions that need to be performed. The baseline has identical
behavior to DSE-OPT in this case and is not shown. Table
4 contains the statistics generated for DSE-OPT and CIO2
averaged over all benchmarks of SPEC2000.
The results show that it is possible to reduce the number
of integer queue insertions by 33%. For the address calcula-
tion the reduction is around 47%. Although all loads/stores
are inserted in the LSQ, there are still improvements in the
energy because only a 53% of loads/stores need to issue the
address calculations to the ALUs. If the architecture uses a
separate queue for the address calculation, that queue would
see a decrease in the energy of 47%.
6. Related Work
There is a large amount of research related to the topics
discussed in this paper. Unfortunately, due to space con-
straints, only the most relevant will be covered.
The body of related work on register ﬁle energy opti-
mization is large. Many recent papers have proposed mech-
anisms to reduce the number of the ports by means of mod-
ifying the register ﬁle architecture, such as [22] [17] [12]
[10] [19] [20]. A reduced number of ports may be more ef-
ﬁcient both in terms of energy and access time, which can
improve performance. The mechanism proposed in this pa-
per is quite orthogonal to these, and also beneﬁts from a
reduced number of ports.
The Writeback Filtering technique that has been evalu-
ated is related to other work performed in the context of
centralized out–of–order architectures such as the work by
Ponomarev et al. [14] and also in the context of VLIW
architectures [16]. However, as can be seen there are sig-
niﬁcant differences in the complexity between our proposal
and these two papers.
The Pre–execution technique that leads to the CIO2 ar-
chitecture is a direct derivation of the DSE architecture. The
authors are unaware if there exists any direct prior research,
but there are some similarities with previous research. For
example, [6] extends the rename stage to implement several
optimizations, notably constant propagation. These opti-
mizations allow pre–execution of some operations in the
front-end. Compared to this proposal, we achieve higher
degrees of pre-execution (40% in our proposal vs 25% in
[6]). In [3], a technique to pre–execute load addresses
is presented. It works by tracking the stack pointer and
pre–computing addresses when the value is available early.
Again, pre–execution in the context of CIO2 is much more
general as all integer single–cycle instructions are candi-
dates for pre–execution, not only load address computa-
tions.
The goals of pre–execution are to eliminate instructions
before they enter the instruction queues. This leads to less
power consumption and, to a limited extent, to the possibil-
ity to implement smaller queues. The amount of research
that has been done in relation to instruction queues is also
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very large. But in the general case the approach is to elim-
inate inherent inefﬁciencies in the IQ design as is done in
[7], [4], [5] and [9]. Instead, our approach does not modify
the instruction queue architecture but reduces the number of
instructions that have to be processed.
7. Conclusions
This paper has presented the Chained In–Order/Out–of–
Order DoubleCore Architecture (CIO2). The CIO2 archi-
tecture integrates several techniques to reduce the energy
of the register ﬁle and of the instruction queues. The pa-
per proposes a subset of the architecture, the decoupled
state–execute architecture (DSE), which tries to capture the
best from the Future File and from the centralized physi-
cal register ﬁle architecture. This architecture is then ex-
tended with banking, writeback ﬁltering and instruction
pre–execution, three techniques that provide excellent re-
sults with little complexity. While the optimizations to the
register ﬁle reduce its energy by around 70%, the addition
of pre–execution reduces the number of integer queue in-
sertions by 33%. It also reduces the number of address cal-
culations that have to issue from the LSQ by about 50%.
The new architecture, despite its lower energy consumption
and longer pipeline loses only 0.28% IPC on average when
running the Spec2000 benchmarks.
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